Creat membership Creat membership
Sign in

Forgot password?

Confirm
  • Forgot password?
    Sign Up
  • Confirm
    Sign In
Creat membership Creat membership
Sign in

Forgot password?

Confirm
  • Forgot password?
    Sign Up
  • Confirm
    Sign In
Collection

toTop

If you have any feedback, Please follow the official account to submit feedback.

Turn on your phone and scan

home > search >

A 10-bit 120-MS/s SAR ADC With Reference Ripple Cancellation Technique

Author:
Shen, Yi  Tang, Xiyuan  Shen, Linxiao  Zhao, Wenda  Xin, Xin  Liu, Shubin  Zhu, Zhangming  Sathe, Visvesh S.  Sun, Nan  


Journal:
IEEE JOURNAL OF SOLID-STATE CIRCUITS


Issue Date:
2020


Abstract(summary):

This article presents a reference ripple cancellation technique for high-speed successive approximation register analog-to-digital converters (SAR ADCs) to address the reference voltage settling issue. Unlike prior techniques that aim to minimize the reference ripple, this article proposes a new perspective: it provides an extra path for the full-sized reference ripple to couple to the comparator but with an opposite polarity, so that the effect of the reference ripple is canceled out, thus ensuring an accurate conversion result. To verify the proposed technique, a prototype 10-bit 120-MS/s SAR ADC is fabricated in a 40-nm CMOS process. The proposed ripple cancellation technique improves the signal-to-noise and distortion ratio (SNDR) by 8 dB and reduces the worst case integrated non-linearity (INL)/differential non-linearity (DNL) by ten times. Overall, the ADC achieves an SNDR of 55 dB with only 3-pF reference decoupling capacitor.


Page:
680---692


Similar Literature

Submit Feedback

This function is a member function, members do not limit the number of downloads