Creat membership Creat membership
Sign in

Forgot password?

Confirm
  • Forgot password?
    Sign Up
  • Confirm
    Sign In
Creat membership Creat membership
Sign in

Forgot password?

Confirm
  • Forgot password?
    Sign Up
  • Confirm
    Sign In
Collection
For ¥0.57 per day, unlimited downloads CREATE MEMBERSHIP Download

toTop

If you have any feedback, Please follow the official account to submit feedback.

Turn on your phone and scan

home > search >

Design of a CMOS quadrature VCO with current reuse method

Author:
Y. C. Chiang   T. F. Han   H. H. Hsu  


Issue Date:
2005


Abstract(summary):

Abstract

This work presents the design of a CMOS quadrature voltage-controlled oscillator (QVCO) constructed in a totem-pole configuration in order to reuse the bias current and lower the power consumption. A new feature of using four RC delay lines connected at the output ports of an oscillator is adopted in order to obtain the desired quadrature phase shift of the oscillation signals. An experimental chip is designed and fabricated using 0.18-μm CMOS technology to verify the effectiveness of the design concept. The measurement result shows that the center oscillation frequency of the prototype is 6.3 GHz, associated with a 100-MHz tuning range and −108.7-dBc/Hz phase noise at 1-MHz offset. © 2004 Wiley Periodicals, Inc. Microwave Opt Technol Lett 44: 202–204, 2005; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.20587



Page:
202-204


VIEW PDF

The preview is over

If you wish to continue, please create your membership or download this.

Create Membership

Similar Literature

Submit Feedback

This function is a member function, members do not limit the number of downloads