Creat membership Creat membership
Sign in

Forgot password?

Confirm
  • Forgot password?
    Sign Up
  • Confirm
    Sign In
Creat membership Creat membership
Sign in

Forgot password?

Confirm
  • Forgot password?
    Sign Up
  • Confirm
    Sign In
Collection
For ¥0.57 per day, unlimited downloads CREATE MEMBERSHIP Download

toTop

If you have any feedback, Please follow the official account to submit feedback.

Turn on your phone and scan

home > search >

Double Dielectric Spacer for the Enhancement of Silicon p-Channel Tunnel Field Effect Transistor Performance

Author:
Virani, Hasanali G.  Gundapaneni, Suresh  Kottantharayil, Anil  


Journal:
JAPANESE JOURNAL OF APPLIED PHYSICS


Issue Date:
2011


Abstract(summary):

A double dielectric spacer concept is proposed for the enhancement of the performance of silicon p-channel tunnel field effect transistor. The double dielectric spacer consist of an inner layer made of a high-k material and an outer layer made of a low-k material. We show that the double dielectric spacer with high-k inner layer result in the concentration of the external fringe field near the source to channel junction, resulting in the improvement of ON state currents without degrading the OFF state current or the subthreshold swing. Further we have illustrated improved dynamic performance of the double dielectric spacer architecture using mixed mode simulations of unloaded and capacitively loaded inverter circuits for the first time. Performance improvements are illustrated and explained for silicon dioxide, aluminium oxide and hafnium oxide gate dielectrics. (C) 2011 The Japan Society of Applied Physics


VIEW PDF

The preview is over

If you wish to continue, please create your membership or download this.

Create Membership

Similar Literature

Submit Feedback

This function is a member function, members do not limit the number of downloads