Creat membership Creat membership
Sign in

Forgot password?

Confirm
  • Forgot password?
    Sign Up
  • Confirm
    Sign In
Creat membership Creat membership
Sign in

Forgot password?

Confirm
  • Forgot password?
    Sign Up
  • Confirm
    Sign In
Collection
For ¥0.57 per day, unlimited downloads CREATE MEMBERSHIP Download

toTop

If you have any feedback, Please follow the official account to submit feedback.

Turn on your phone and scan

home > search >

Threshold tuning DACs for pixel readout chips at the High Luminosity LHC

Author:
Gaioni, L.  Manghisoni, M.  Ratti, L.  Re, V  Riceputi, E.  Traversi, G.  


Journal:
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT


Issue Date:
2020


Abstract(summary):

This work is concerned with the design and the characterization of digital-to-analog current converters, developed in a 65 nm CMOS technology, conceived for threshold tuning of front-end channels at the High-Luminosity LHC experiment upgrades. Two DAC designs were integrated in a small prototype chip, that was submitted in August 2018 in the framework of the RD53 developments. One of the DAC designs features a binary weighted architecture implemented with cascoded current mirrors and no dummy transistors, whereas the second one, sharing the same architecture, exploits regular current mirrors with dummy transistors. The prototype has been tested before and after exposure to X-rays up to a TID of 460 Mrad(SiO2). The main performance parameters of the two structures, namely DAC dynamic range, INL and DNL, are compared and discussed in the paper.


VIEW PDF

The preview is over

If you wish to continue, please create your membership or download this.

Create Membership

Similar Literature

Submit Feedback

This function is a member function, members do not limit the number of downloads