Creat membership Creat membership
Sign in

Forgot password?

Confirm
  • Forgot password?
    Sign Up
  • Confirm
    Sign In
Creat membership Creat membership
Sign in

Forgot password?

Confirm
  • Forgot password?
    Sign Up
  • Confirm
    Sign In
Collection
For ¥0.57 per day, unlimited downloads CREATE MEMBERSHIP Download

toTop

If you have any feedback, Please follow the official account to submit feedback.

Turn on your phone and scan

home > search >

Power analysis approach and its application to IP-based SoC design

Author:
Durrani, Yaseer Arafat  Riesgo, Teresa  Khan, Muhammad Imran  Mahmood, Tariq  


Journal:
COMPEL-THE INTERNATIONAL JOURNAL FOR COMPUTATION AND MATHEMATICS IN ELECTRICAL AND ELECTRONIC ENGINEERING


Issue Date:
2016


Abstract(summary):

Purpose - Low-power consumption has become an important issue that cannot be ignored in system-on-chip (SoC) design. The key challenge encountered by system design is how to maintain balance between the estimation accuracy and speed. The purpose of this paper is to demonstrate an accurate and fast power estimation technique. Design/methodology/approach - The methodology adopted in the paper is to use input patterns with the predefined statistical characteristics which helps to analyze the average power consumption of the different intellectual property (IP) cores and the interconnects/buses in SoC design. Similarly the paper has implemented genetic algorithm (GA) to generate sequences of input signals during the power estimation procedure. Findings - The GA concurrently optimizes the input signal characteristics that influence the final solution of the pattern. In addition to that, a Monte-Carlo zero-delay simulation is also performed for individual IP core and bus at high-level. By the simple addition of these cores/buses, power is predicted by a novel macro-model function. In experiments, the average error is estimated at 13.84 percent. Research limitations/implications - To present the research findings with clarity and to avoid complexities, the paper does not consider delay factors like glitches, jitter, etc. in the power model. Practical/implications - The proposed methodology allowed accurate power/energy analysis of practical applications mapped onto network-on-chip based multiprocessors SoC platform. It enables the performance analysis of different design alternatives under the load imposed by complex applications. Originality/value - This paper is an original contribution and the results demonstrate that the novel technique could be implemented to achieve fast and accurate power estimation in the early stage of any SoC design.


Page:
1218---1236


VIEW PDF

The preview is over

If you wish to continue, please create your membership or download this.

Create Membership

Similar Literature

Submit Feedback

This function is a member function, members do not limit the number of downloads